Decoder System Time Clock (STC) synchronization is the process of setting both frequency of the STC 27 MHz oscillator and the value of the STC counter so that the counter matches the program clock references (PCRs) in the incoming data stream. This effectively matches the local 27 MHz clock to the encoder's 27 MHz clock.

This topic will be covered in the following subtopics:

• Synchronization Loop Model

• Loop Characteristics

• Decoder Buffer Requirements

Previous: Low Delay Mode

Up to Timing and Buffer Control